Staggered Pin Grid Array
From Free net encyclopedia
Revision as of 07:47, 29 September 2005; view current revision
←Older revision | Newer revision→
←Older revision | Newer revision→
Staggered Pin Grid Array or SPGA is a style of socket used on an integrated circuit (IC), usually CPUs. It consists of two square arrays of pins, offset in both directions by half the minimum distance between pins in one of the arrays. Put differently: within a square boundary the pins form a diagonal square lattice.
As with the pin grid array, there is generally a section in the middle of the IC without any pins.