Motorola 68020

From Free net encyclopedia

(Difference between revisions)
Revision as of 05:00, 12 April 2006
Angelic Wraith (Talk | contribs)
links... how could you possibly think it was "arithmetic and logical unit.."
Next diff →

Current revision

Image:Mc68020rc16.jpg The Motorola 68020 is a 32 bit microprocessor from Motorola, released in 1984. It is the successor to the Motorola 68010 and is succeeded by the Motorola 68030.

Contents

Description

The 68020 had 32-bit internal and external data and address buses. A lower cost version, the 68EC020, only had a 24-bit address bus.

Improvements over 68010

The 68020 added many improvements to the 68010 including a 32-bit arithmetic logic unit (ALU) and external data bus and address bus, and new instructions and addressing modes. The 68020 (and 68030) had a proper three-stage pipeline.

Multiprocessing features

The Motorola multiprocessing model was added with the 68020. This allowed up to eight processors per system to co-operate, these eight could be any number of CPUs, FPUs but a single MMU (either a Motorola 68841 or 68851). This had some limitation, as each CPU used had to be the same model (not necessarily the same clock) and each FPU has to be the same model (again, not necessarily the same clock) so multiprocessing a 68020/25 with a 68030/25 was not allowed (the 020, for example, could not be aware of the 030's internal MMU) but a 68020/25 with a 68882/33 was perfectly acceptable and quite common. It was, however, extremely uncommon to see more than one CPU or FPU in the same system. Most Unix boxes made with 68020s were simply the '020, an FPU (68881 or 68882) and an MMU (68841 or 68851).

Instruction set

The new instructions included some minor improvements and extensions to the supervisor state, several instructions for software management of a multiprocessing system (which were removed in the 68060), some support for high-level languages which did not get used much (and was removed from future 680x0 processors), bigger (32 x 32-bit) multiply and divide instructions, and bit field manipulations.

Addressing modes

The new addressing modes added another level of indirection to many of the pre-existing modes, and added quite a bit of flexibility to various indexing modes and operations. Though it was not intended, these new modes made the 68020 very suitable for page printing; most laser printers in the early '90s had a 68EC020 at their core.

The instruction buffer (an instruction cache) was 256 bytes, arranged as 64 direct-mapped 4-byte entries. Although small, it made a significant difference in the performance of many applications.

Usage

The 68020 was used in the Commodore Amiga 1200 and the Apple Macintosh II personal computers, as well as Sun 3 workstations. It is the processor used on board TGV trains to decode signalling information which is sent to the trains through the rails.

For more information on the instructions and architecture see Motorola 68000.

References

This article was originally based on material from the Free On-line Dictionary of Computing, which is licensed under the GFDL.

External links


Image:Motologosmall.png List of Motorola/Freescale microprocessors Image:Freescalelogosmall.png
The 6800 family : 6809 (see also: Hitachi 6309)
68000 family : 68000 | 68008 | 68010 | 68012 | 68020 | 68030 | 68040 | 68060 | ColdFire | DragonBall
Pre-PowerPC RISC : 88000
Floating-point coprocessors : 68881, 68882
PowerPC family (as part of AIM) : PPC 7XX range (aka "PowerPC G3") | PPC 7XXX range (aka "PowerPC G4")
cs:Motorola 68020

de:Motorola 68020 es:Motorola 68020 fr:Motorola 68020 it:Motorola 68020 nl:Motorola 68020 ja:MC68020 pl:MC68020 fi:Motorola 68020